


Wistron Confidential

PV


2009/10/19

REV : PV-01

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>S-Class Intel</i>			
Size	Document Number		Rev
A3	S-Class Intel		SD
Date:	Wednesday, October 28, 2009		Sheet 1 of 62

Intel Calpella Arrandale Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#/ GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing page 15

LANE2	EXP
LANE4	WLAN
LANE6	LAN

USB Table page 18

Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE

Processor Strapping

Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

090901-1

SMBUS Control Table


	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	M93
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SML1CLK SML1DATA	Calpella	X	X	X	X	X	V	V
PCH_SMB_DATA PCH_SMB_CLK	Calpella	X	V	V	V	V	X	X

<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Notes List			
Size A3	Document Number	S-Class Intel	Rev SD
Date:	Wednesday, October 28, 2009	Sheet 3 of 62	

CPU(1/7)


4



<Core Design>

wistronWistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			CPU (1/7)-PEG / DMI / FDI		Rev
Size	Document Number		S-Class Intel		SD
Date	Wednesday, October 28, 2009	Sheet	4	of	62



CPU(3/7)

6


UIC

3 OF 9


AUBURDALE

DDR SYSTEM MEMORY A

AUBURUNF



13 M_B_DQ[63..0] <<< M_B_DQ[63..0]



M_A_DM[7..0] 12
M_A_DQS[7..0] 12
M_A_DQS[7..0] 12
M_A_A[15..0] 12

U1D

4 OF 9


AUBURDALE

DDR SYSTEM MEMORY - B

AUBURUNF



<Core Design>




5



4

3

2




CPU(6/7)



All NCTF pins should be Test Points and should be routed as trace.



- VSS_NCTF#AR34
- VSS_NCTF#B34
- VSS_NCTF#B2
- VSS_NCTF#B1
- VSS_NCTF#A35
- VSS_NCTF#AT1
- VSS_NCTF#AT35
- RSVD_NCTF#AT33
- RSVD_NCTF#AT34
- RSVD_NCTF#AP35
- RSVD_NCTF#AR35
- RSVD_NCTF#AT3
- RSVD_NCTF#AR1
- RSVD_NCTF#AP1
- RSVD_NCTF#AT2
- RSVD_NCTF#C1
- RSVD_NCTF#A3
- RSVD_NCTF#C35
- RSVD_NCTF#B35
- RSVD_NCTF#A34
- RSVD_NCTF#A33




<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title: CPU (6/7)-VSS			
Size: A3	Document Number:	Rev: SD	
Date: Wednesday, October 28, 2009	Sheet: 9	of 62	


CPU(7/7)

SO-DIMM VREFDQ (M3) Circuit
for Clarksfield Processor


4 WIRE PWM Fan Control circuit




T8 H/W Shutdown Control circuit




Thermal IC Control circuit





+0.75VS
C455
SC10U6D3V5MX-3GP




Place these caps close to VTT1 and VTT2.

H = 9.2mm DDR3-204P-50-GP
62.10017.111


Layout Note:
Place these Caps near
SO-DIMMA.

SODIMM A DECOUPLING



DIMM1

M_B_DM[7..0] 6
 M_B_DQS[7..0] 6
 M_B_DQS[7..0] 6
 M_B_A[15..0] 6



Note:
 SO-DIMMB SPD Address is 0xA4
 SO-DIMMB TS Address is 0x34

M_B_BS2
 M_B_BS0
 M_B_BS1
 M_B_DS[63..0]

M_B_DM0
 M_B_DM1
 M_B_DM2
 M_B_DM3
 M_B_DM4
 M_B_DM5
 M_B_DM6
 M_B_DM7

SODIMM1_1 SMB DATA R
 SODIMM1_1 SMB CLK R
 TS# DIMM1
 PM_EXTTS#1_R

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP


0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP

0F0402-PAD-1-GP
 0F0402-PAD-1-GP


SODIMM B DECOUPLING



Layout Note:
 Place these Caps near
 SO-DIMMB.

SO-DIMMB is placed farther from
 the Processor than SO-DIMMA

<Core Design>





Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
PCH (3/9)-DMI/SYS PWR			
Size	Document Number		Rev
A3	S-Class Intel		1
Date:	Wednesday, October 28, 2009	Sheet	16 of 62








Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title			
PCH (4/9)-LVDS/CRT			
Size	Document Number		Rev
A3		S-Class Intel	SI
Date:	Wednesday, October 28, 2009	Sheet	17 of 62

PCH(5/9)


18




BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
0	1	Reserved
1	0	PCI
1	1	SPI



45 CLK_PCI_DB
15 CLK_PCI_FB
46 CLK_PCI_KBC




TPAD14-GP TP106
TPAD14-GP TP100



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	






Low = A16 swap override/Top-Block Swap Override enabled
High = Default



TPAD14-GP TP116
TPAD14-GP TP113

39 ACCEL_INT# >>>

45,46 PCI_SERR# <<<



NVRAM

PCI

USB

IBEXPEAK-M-GP-NF

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1


091019-1

091019-1

091019-1

091019-1


091019-1



<Core Design>

wistronWistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		PCH (6/9)-GPIO	
Size	Document Number	S-Class Intel	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	19 of 62




<Core Design>

wistron



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	PCH (7/9)-PWR 1		
Size	A3	Document Number	S-Class Intel
Date	Wednesday, October 28, 2009	Sheet	20 of 62
Rev	SD	SD	



PCH(9/9)

22




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
PCH (9/9)-VSS			
Size	Document Number		Rev
A3	S-Class Intel		SD
Date:	Wednesday, October 28, 2009	Sheet	22 of 62




```

















090824-1-SI
VRAM ID:
BIT0 --> L:Quanta ; H:Wistron
BIT1 --> L:512M ; H:1GB
BIT2 --> L:Samsung ; H:Hynix
BIT3 --> N/A

```


M93 LP: VDDC=0.9/1.1V

GPIO20_VID1	GPIO15_VID0	VDDC
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V


VRID 3210	Vendor	Type	Vendor P/N
0000	Rynix Orion-die	64*16-800MHZ	H5TQ1G63BFR-12C
0001	Samsung E-die	64*16-800MHZ	K4W1G1646E-HC12



Optional RC network to fine tune PWR SEQ.



M93 GPU(4/5)



NOTE:1: DPx_VDD18 and DPx_PVDD Rails can be join together and remove Decoupling Capacitors and BEAD for DPx_PVDD if signal integrity for DP lanes are OK.

NOTE:2: DPA_VDD10 / DPB_VDD10 and DPE_VDD10 / DPF_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK.
We also need to Change BEAD to minimum 400mA rating.


NOTE:3: DPx_VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove DecouplingCapacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need at least 500mA Bead to supportjoin rails.



<Core Design>




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
VGA-POWER/GND(4/5)			
Size	Document Number		Rev
A3		S-Class Intel	SI
Date:	Wednesday, October 28, 2009	Sheet	27 of 62







<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, TaipeiTitle
VGA-MEMORY/STRAPS(4/4)Size
A3 Document Number
S-Class Intel


Date: Wednesday, October 28, 2009 Sheet 30 of 62

CRT I/F & CONNECTOR


31



DDC&HSYNC&VSYNC




ESD



wistron				Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei
CRT Connector				Rev SD
Title CRT Connector	Document Number S-Class Intel	Date: Wednesday, October 28, 2009		
Size A3	Sheet 31	of 62		




LVDS CONNECTOR

LCD / INVERTER INTERFACE / CAMERA




1st: 20.F1619.040
2nd:


SIZE_DET0 (Pin17)	
17.3"	0
15.6"	1





32



Camera Power&Interface




LCD Power&Discharge



<Core Design>


wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>LCD/Inverter Connector/CAM/LED</i>			
Size	Document Number		Rev
Custom		S-Class Intel	S
Date:	Wednesday, October 28, 2009	Sheet	32 of 62




M93

PCH Level Shift


PC1	PC0	(dB)
0	0	8
0	1	4
1	0	12
1	1	0



DIS HPD




UMA HPD




HDMI CONNECTOR

33



HDMI DDC



<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Size
A2

Document Number

HDMI CONN.

S-Class Intel

Rev	
-----	--

Date:


Wednesday, October 28, 2009

Sheet 33 of 62


2	5
---	---

SATA LED FOR HDD

090630-1



Fingerprint




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **SATA&CAP LED&GOLDEN FINGER**
Size A3 Document Number **S-Class Intel** Rev **SD**
Date: Wednesday, October 28, 2009 Sheet 34 of 62



35)



Place them Near to Connector

The diagrams show three separate decoupling capacitor connections:

- Diagram 1:** A capacitor labeled C861 is connected to ground. A signal line labeled +3VS_NEW is connected to the other terminal of the capacitor.
- Diagram 2:** A capacitor labeled C860 is connected to ground. A signal line labeled +1.5VS_NEW is connected to the other terminal of the capacitor.
- Diagram 3:** A capacitor labeled C841 is connected to ground. A signal line labeled +3VALW_NEW_LAN is connected to the other terminal of the capacitor.






36)



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
LAN REALTEK RTL8151DH			
Size A3	Document Number		Rev
	S-Class Intel		SD
Date:	Wednesday, October 28, 2009	Sheet	36 of 62



IF NOT OVER CLOCKING, LED_ACT# WILL ACT HIGH


Check LAN chip for LED_ACT# function on RJ45 connector pin define.

<Core Design>

wistron



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		Magnetic & RJ45	
Size	Document Number	S-Class Intel	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	37 of 62





Mini-Card--WLAN

Half minicard



ACCELEROMETER



<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
Mini-Card/Accelerometer			
Size	Document Number		Rev
A3	S-Class Intel		
Date:	Wednesday, October 28, 2009	Sheet	20 of 69

Date: Wednesday, October 28, 2009 Sheet 39 of 62



AUDIO CODEC(92HD80)

41




Port Arrangement


Port A---> Ext Mic
 Port B---> HP
 Port C---> Int Mic
 Port D---> SPKR
 Port E---> FREE
 Port F---> FREE




SENSE Detect





Digital GND & AUD_AGND



PC BEEP




		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
AUDIO 92HD80 / OP AMP			
Size	Document Number		Rev
A3	S-Class Intel		SD
Date:	Wednesday, October 28, 2009	Sheet	41 of 62

[illegible]


Note : C963 & C964 need close Audio codec IC

Jack Detect




MIC IN


43




RF Reserver Cap




HeadPhone OUT



Speaker Connector



Audio Board Connector




WISTRON Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

AUDIO Pre-AMP / CONN
S-Class Intel


Size A3 Document Number
Date: Wednesday, October 28, 2009 Sheet 43 of 62

Rev SD

Left Side USB + ESATA Port





Right Side USB x 2



BT CONN.


BT Connector



<Core Design>


wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title		USB / BT Connector	
Size	A3	Document Number	S-Class Intel
Date:	Wednesday, October 28, 2009	Sheet	44 of 62
		Rev	SD

POWER SW CONN.




EC Flash rom 4 M


45



Power SW Circuit




24 PIN LPC DEBUG CONN.



<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei



Title **FWH / BTN / DEBUG CONN.**
Size A3 Document Number **S-Class Intel** Rev SD
Date: Wednesday, October 28, 2009 Sheet 45 of 62




ID	R510	R509	R506	R504
DB1	X			
DB2	X		X	
DBx	X			X
S11		X		
S12		X	X	
S1x		X		X
PV			X	
N/A				
N/A				
PVx				X
N/A				
N/A				
MV				

Layout Notes:
Make sure that the stubs to the test points (KBC_PWR_ON, 1098_XTAL1) in the layout are as short as possible on the high speed signals.






System Board ID Detect





<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichin, Taipei	
Title			
<i>KBC 1098</i>			
Size	Document Number	Rev	
A3	S-Class Intel	SD	
Date:	Wednesday, October 28, 2009	Sheet	46 of 62



+3VALW to +3VS Transfer



+5VALW to +5VS Transfer



Discharge circuit-1





<Core Design>


wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
DC/DC Circuit			
Size	Document Number		Rev
A3	S-Class Intel		SD
Date:	Wednesday, October 28, 2009	Sheet	48 of 62





















RT8207 for 1D5V and 0D75V


56











<Core Design>

62

<Core Design>

wistron

Wistron Incorporated

21F, 88, Hsin Tai Wu Rd

Hsichih, Taipei

Title

Change Notes List

S-Class Intel

SD


Date

Wednesday, October 28, 2009

Sheet

62 of 62

<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Change Notes List

Size
A3

Document Number

S-Class Intel

SD

Date: Wednesday, October 28, 2009

Sheet 62 of 62